Low-temperature formation of source-drain contacts in self-aligned amorphous oxide TFTs by Nag, Manoj et al.
Full Terms & Conditions of access and use can be found at
http://www.tandfonline.com/action/journalInformation?journalCode=tjid20
Download by: [84.195.189.17] Date: 02 April 2017, At: 11:21
Journal of Information Display
ISSN: 1598-0316 (Print) 2158-1606 (Online) Journal homepage: http://www.tandfonline.com/loi/tjid20
Low-temperature formation of source–drain
contacts in self-aligned amorphous oxide thin-film
transistors
Manoj Nag, Robert Muller, Soeren Steudel, Steve Smout, Ajay Bhoolokam,
Kris Myny, Sarah Schols, Jan Genoe, Brian Cobb, Abhishek Kumar, Gerwin
Gelinck, Yusuke Fukui, Guido Groeseneken & Paul Heremans
To cite this article: Manoj Nag, Robert Muller, Soeren Steudel, Steve Smout, Ajay Bhoolokam,
Kris Myny, Sarah Schols, Jan Genoe, Brian Cobb, Abhishek Kumar, Gerwin Gelinck, Yusuke Fukui,
Guido Groeseneken & Paul Heremans (2015) Low-temperature formation of source–drain contacts
in self-aligned amorphous oxide thin-film transistors, Journal of Information Display, 16:2, 111-117,
DOI: 10.1080/15980316.2015.1043359
To link to this article:  http://dx.doi.org/10.1080/15980316.2015.1043359
Published online: 22 May 2015. Submit your article to this journal 
Article views: 166 View related articles 
View Crossmark data Citing articles: 11 View citing articles 
Journal of Information Display, 2015
Vol. 16, No. 2, 111–117, http://dx.doi.org/10.1080/15980316.2015.1043359
Low-temperature formation of source–drain contacts in self-aligned amorphous oxide
thin-film transistors
Manoj Naga,b∗, Robert Mullera, Soeren Steudela, Steve Smouta, Ajay Bhoolokama,b, Kris Mynya, Sarah Scholsa,
Jan Genoea,b, Brian Cobbc, Abhishek Kumarc, Gerwin Gelinckc, Yusuke Fukuid, Guido Groesenekena,b,
and Paul Heremansa,b
aIMEC, Kapeldreef 75, 3001 Leuven, Belgium; bESAT, Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, 3001 Leuven,
Belgium; cHolst Centre, High Tech Campus 31, 5656 AE Eindhoven, The Netherlands; dDevice Solutions Center,
Panasonic Corporation, Moriguchi, Japan
(Received 30 September 2014; accepted 13 April 2015 )
We demonstrated self-aligned amorphous-Indium-Gallium-Zinc-Oxide (a-IGZO) thin-ﬁlm transistors (TFTs) where the
source–drain (S/D) regions were made conductive via chemical reduction of the a-IGZO via metallic calcium (Ca). Due
to the higher chemical reactivity of Ca, the process can be operated at lower temperatures. The Ca process has the additional
beneﬁt of the reaction byproduct calcium oxide being removable through a water rinse step, thus simplifying the device
integration. The Ca-reduced a-IGZO showed a sheet resistance (RSHEET) value of 0.7 k/sq., with molybdenum as the S/D
metal. The corresponding a-IGZO TFTs exhibited good electrical properties, such as a ﬁeld-eﬀect mobility (μFE) of 12.0
cm2/(V s), a subthreshold slope (SS−1) of 0.4 V/decade, and an on/oﬀ current ratio (ION/OFF) above 108.
1. Introduction
In recent years, amorphous oxide semiconductors (AOSs)
have emerged as alternative materials for amorphous
silicon thin-ﬁlm transistor (TFT) in display backplane
manufacturing. These materials demonstrate signiﬁcant
advantages, including high uniformity, high electron
mobility, and the ability to be fabricated at temperatures
compatible with plastic substrates. Among these AOSs,
amorphous-Indium-Gallium-Zinc-Oxide (a-IGZO) is very
promising for the fabrication of a new generation of active
TFTs for use in transparent displays, touch screens, smart
windows, and other devices on ﬂexible and rigid substrates
[1–4]. Future display backplane generations with increas-
ing resolutions (e.g. 3640 × 2160 pixels) and frame rates
(120 or 240 Hz) require high speed TFTs. The established
back-channel-etch and etch-stop-layer conﬁguration-based
TFTs are less suitable for such applications due to their
high parasitic capacitance caused by the overlap between
the source and drain electrodes (S/Ds) and the gate elec-
trode [5, 6]. The self-aligned (SA) TFT conﬁguration
presents beneﬁts such as reduced overlap capacitance and
a smaller footprint, and is therefore preferred. The S/D
region conductivity enhancement is one of the major inte-
gration challenges in this conﬁguration. Various research
groups have reported integration techniques for enhanc-
ing the conductivity of these S/D regions. For example, Ye
et al. and Chen et al. reported high-performance SA TFTs
with S/D regions implanted with boron, phosphorus, and
arsenic [7–9]. In this approach, the high temperature anneal
(> 400°C) for dopant activation could be an integration
challenge for the temperature-sensitive AOS materials.
The integration of such TFT process ﬂow in plastic
substrates constitutes another challenge. Mourey et al.
reported SA TFTs that use backside exposure for conduc-
tivity enhancement of S/D regions [10]. In this approach,
the optical absorption of the substrate and the material
stack might be disadvantageous for the process. Further-
more, thermal and bias stress stabilities could be other
issues caused by this process. In another approach, Kim
et al. and Ahn et al. reported argon (Ar) and hydrogen
(SiH4 and NH3) plasma treatments for the conductiv-
ity enhancement of the S/D regions [11–14]. Although
the integration of this approach in the process ﬂow is
straightforward, the corresponding transistors might suf-
fer from degradation when submitted to thermal treatments
at 250°C or higher temperatures. This can be attributed
to the unstable diﬀusion proﬁles of hydrogen in the case
of the hydrogen plasma and the recovery of the generated
defects (an In-rich surface) in the case of the Ar plasma.
Furthermore, Morosawa et al. reported SA TFTs with a-
IGZO where the S/D regions were reduced by metallic Ti
and Al [15]. The process involves deposition of a very thin
layer (5–10 nm) of the metal, followed by a high stemper-
ature anneal (>300°C) to form their oxides. During this
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process, the a-IGZO of the S/D regions is partly chemically
reduced, leading to a local increase in conductivity. The
uniformity of the thin metal layer over the large substrate
size, the high temperature (≥ 250°C) requirement for the
chemical reaction between a-IGZO and the metal, and the
removal of the formed metal oxide might complicate the
integration into the process ﬂow. All these complications
can be avoided using the alkaline earth metal calcium (Ca)
as a reducing agent [16]. The reduction of a-IGZO occurs
during Ca deposition and the following thermal treatment
at 240°C in a N2 ambient oven, which yields S/D regions
that consist of highly conductive a-IGZO.
2. Experiment details
In the ﬁrst step, a barrier ﬁlm was deposited on a glass sub-
strate [17]. On top of this barrier ﬁlm, an IGZO layer was
deposited via DC sputtering. The a-IGZO layer was pat-
terned via wet chemical etching, followed by deposition
of the gate dielectric (200 nm SiO2 via plasma enhanced
chemical vapor deposition (PECVD) at 250°C) and the
gate metal layer [100 nm of molybdenum (Mo) via DC
sputtering]. The gate stack (metal and dielectric) was pat-
terned using the dry etching process. In the next step, the
Ca metal layer was deposited on the now exposed S/D
regions that abutted from the patterned gate stack through
evaporation, and the treated substrate was annealed on
(a)
(b)
Figure 1. (a) Cross-sectional scheme and (b) optical micrograph
of SA a-IGZO TFTs.
a hot plate at 250°C in a N2 atmosphere. This was fol-
lowed by a water rinse that removed the unreacted Ca
and the other byproducts. The entire device was capped
with a stack of barriers and an inter-metal layer (200
nm PECVD SiO2), followed by contact opening with a
dry etching step. Mo (100 nm) was deposited via sputter-
ing to form interconnects, and patterned by dry etching.
Finally, the TFTs were annealed at 240°C in an N2 ambient
oven for one hour. All the processes were performed at a
temperature below 250°C to enable integration on the poly-
imide foil and a range of potential moisture barriers [17].
The current–voltage (I–V) characteristics of the individ-
ual TFTs were measured using an Agilent 4156 parameter
analyzer.
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Figure 2. (a) Transfer (VGS − IDS) and (b) output (VDS − IDS)
characteristics of SA TFTs with W = 15 μm, L = 5 μm, and
SP = 10 μm.
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3. Results and discussion
A schematic cross-section and optical micrograph of an
integrated SA a-IGZO TFT is shown in Figure 1. The typi-
cal transfer and output characteristics of the fabricated SA
a-IGZO TFTs with W = 15 μm, L = 5 μm, and SP = 10
μm are shown in Figure 2(a) and 2(b), respectively. The
ﬁgures of merit of such TFTs at a drain-to-source volt-
age (VDS) of 20 V are a μFE of 12.0 cm2/V s, an SS−1 of
0.4 V/dec, and an ION/OFF ratio of ∼4.9 × 108. The sheet
resistivity of <1.0 k/sq. was required for the a-IGZO
spacing (SP) between the gate and the metal intercon-
nects, to prevent degradation of the aforementioned values
(to maintain Rchannel > Rcontact). The aforementioned Ca
treatment resulted in a sheet resistivity (RSHEET) value of
0.7 k/sq. The treatment is a chemical oxide-reduction
reaction of the alkaline earth metal with the metal oxide
semiconductor layer, additional details of which have been
published [16]. In this method, when a reducing layer of
an alkaline metal (e.g. any one of, or any combination of,
Li, Na, K, Rb, Cs, or Fr) or an alkaline earth metal (e.g.
any one of, or any combination of, Be, Mg, Ca, Sr, Ba, or
Ra) come in physical contact with the metal oxide semi-
conductor layer, a chemical reduction reaction is initiated
between the reducing layer and the metal oxide semicon-
ductor layer. The reduction reaction aﬀects the chemical
composition of the metal oxide semiconductor layer, for
instance, by decreasing the oxygen content. The treatment
is completed by a rinsing step with water, in which the
excess of the reducing layer and the reaction byproducts are
washed away. Through this treatment, the sheet resistivity
decreased from above 100 k/sq. for the as-deposited a-
IGZO ﬁlm to 0.7 k/sq. for the Ca-treated ﬁlm. This low
sheet resistivity even remained unaﬀected by an additional
post anneal at 240°C in an N2 ambient oven. In Figure 3,
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Figure 3. Dependence of the RSHEET of hydrogen plasma, Ar
plasma, and Ca-treated a-IGZO on the channel length at V = 2.0
V. The layout of the resistor structure is shown in the inset.
show the resistivity of the treated a-IGZO using sepa-
rate resistor structures (ﬁgure inset) with diﬀerent channel
lengths (L) and a constant width (W). This method leads to
the extracted RSHEET value of 0.7 k/sq. We also compared
it with the standard hydrogen plasma (SiNx interlayer) and
the Ar plasma-treated a-IGZO, and measured the values
of 1.4 and 1.5 k/sq., respectively. The contact resistance
between the interconnect metal and the treated a-IGZO
was extracted by extrapolating the lines to the zero chan-
nel length, and was equal to the RCONTACT W = 3.8 
cm. The output characteristic [Figure 2(b)] depicted clear
linear regions and did not show s-shaped behavior at a
low VDS, which indicates that no Schottky barrier at the
S/D contacts was obtained. Furthermore, to verify that
the RSHEET of the gate-source contact is well distributed
across the channel SP and the channel length and does not
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Figure 5. (a and c) Evolution of the transfer characteristics (VGS − IDS) of SA TFTs (W = 15 μm and L = 5 μm) as a function of the
duration time at + 1.0 MV/cm (VGS = + 20 V and VDS = 0 V) and at − 1.0 MV/cm (VGS = − 20 V and VDS = 0 V). (b and d) VTH
shift as a function of the stress time in the positive and negative directions.
limit the TFT performance, the transfer characteristics (at
VDS = 1 V) of the TFTs with diﬀerent spacings between
their channel and interconnects (SP = 8, 10, 15, and 20
μm) and with diﬀerent channel lengths (L = 40, 20, 10,
and 5 μm) are compared in Figure 4(a) and 4(b), respec-
tively. From Figure 4(a), it is clear that the SP length of
8–20 μm did not result in a change in the TFT characteris-
tics, meaning that the resistivity of the S/D regions is well
distributed over a wide SP range and low enough for the
total device resistance to be dominated by the resistivity
of the channel. For the TFTs with the shortest channels,
that is, 5 μm, no degradation of the mobility and subthresh-
old slope (SS−1) was observed, as shown in Figure 4(b).
This indicates that no lateral diﬀusion of the Ca treat-
ment into the channel region occurred, which can cause
channel shortening eﬀects. In reference [16], the eﬀect of
the a-IGZO thickness on the Ca treatment is described. It
shows that the eﬀect of the Ca treatment is very strong
for thin a-IGZO layers (13 nm) and stabilizes for thicker
a-IGZO layers (26, 40, and 60 nm). This is a clear indi-
cation that the eﬀect of the Ca treatment aﬀects up to a
maximum 20–30 nm of a-IGZO. This is also in line with
the time-of-ﬂight secondary ion mass spectrometry anal-
ysis, demonstrating that traces of Ca within the a-IGZO
decrease very strongly within the ﬁrst 20–30 nm of a-IGZO
[16]. Since a-IGZO is amorphous, the channel region must
be aﬀected in a similar way in all directions. Assuming
that a-IGZO would be aﬀected to 50 nm (instead of the
aforementioned 20–30 nm), the channel should shorten by
a maximum of 100 nm (2 × 50 nm), which is negligible
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for a 5 μm channel length (and likely also below the repro-
ducibility range of the lithographic process). Furthermore,
in Figure 5, we report the bias stress behavior of the TFTs
as a function of the stress time. The TFTs were stressed at a
ﬁeld strength of +1 MV/cm (VGS = +20 V and VDS = 0
V) in the positive direction, and at a ﬁeld strength of −1
MV/cm (VGS = −20 V and VDS = 0 V) in the negative
direction at room temperature for a period of 104 seconds.
The evolution of the transfer characteristics (VGS − IDS) of
the TFT (W = 15 μm, L = 5 μm, and SP = 10 μm) as a
function of the duration time is shown in Figure 5(a). The
linear mobility of 12 cm2/(V s), the SS–1 of 0.4 V/decade,
and the ION/OFF ratio of above 108 were very similar before
and after the stressing, but a constant VTH change of less
than 1.2 V was observed in both the positive and nega-
tive directions, as shown in Figure 5(b). This shift should
not be related to the Ca treatment because similar results
have been observed when hydrogen plasma (SiNx Inter-
layer) was used to enhance the conductivity of S/D regions
[Figure 5(c) and 5(d)] using an identical gate stack for-
mation process. The small diﬀerences in the shifts could
have been due to the diﬀerent integration steps used in the
stacks, but the overall VTH shifts in both cases was most
probably related to the interface change between a-IGZO
and the gate dielectric layer (SiO2). As mentioned, a low-
temperature (250°C) SiO2 was used as the gate dielectric
layer. Normally, at this temperature, PECVD SiO2 ﬁlms
suﬀer a high hydrogen content and poor passivating proper-
ties, which contribute to bias stress shift issues [6]. Longer
anneal times and high temperature gate dielectrics might
result in better bias stabilities.
4. Conclusion
In summary, we successfully fabricated SA a-IGZO TFTs
with S/D regions treated with Ca. The TFTs showed a ﬁeld-
eﬀect mobility of 12.0 cm2/(V s), a SS−1 of 0.4 V/decade,
and an ION/OFF ratio above 108. Thus, the low-temperature
formation of S/D contacts in the SA a-IGZO TFT technol-
ogy was demonstrated.
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